SUMMARY Test compression / decompression is an efficient method for reducing the test application cost. In this letter we propose a response compression method based on Huffman coding. The proposed method guarantees zero-aliasing and it is independent of the fault model and the structure of a circuit-under-test. Experimental results of the compression ratio and the size of the encoder for the proposed method are presented.
Introduction
As the size and complexity of VLSI circuits increase, the size of test sets for the circuits also increases. The increase in test set size requires larger storage and longer time to transport test sets from the storage device of a VLSI tester (ATE) to the circuit-under-test (CUT). To overcome this problem, some methods using compression/decompression of test sets have been proposed. In the proposed scheme, a given test input set T is compressed into T by a data compression technique and stored in a VLSI tester storage. While a CUT on a chip is tested, the compressed test input set T is transported to a decompressor on the chip, and then it is restored to T . Test response set R corresponding to the test set T is also compressed into R by a compressor embedded in the chip, and then the compressed test response set R is transported to the VLSI tester. R is compared with a compressed fault-free test response set R c in order to judge whether the CUT is faulty. The compressed test set and response set can reduce the time for test transportation, not just the size of the test storage device. The time required for input decompression and output compression are negligible because it is smaller than that required for transporting the compressed test sets and response sets at VLSI tester's speed. We focus on test response compression in this letter.
Several compression methods for test responses have been proposed in the literatures [1] - [7] . These include SISR and MISR for built-in self-test [1] , using parity-trees [2] , using orthogonal transmission functions [3] , and using a single periodic output circuit [4] .
A major bottleneck of test response compression is aliasing, which renders a compressed faulty response indistinguishable from the fault-free response of a CUT. SISR † † The author is with the Graduate School of Information Sciences, Hiroshima City University, Hiroshima-shi, 731-3194 Japan.
a) E-mail: ichihara@im.hiroshima-cu.ac.jp and MISR can achieve high compression but cannot avoid aliasing. Test response compression methods without aliasing have been proposed in [3] - [7] . In particular, the methods in [3] and [4] do not depend on the internal structure of a CUT and a fault model, so that the response compressors for these methods can be designed only from the knowledge of the test set and the corresponding fault-free responses.
In this letter, we propose a test response compression method based on Huffman coding. The proposed method has the following properties: (1) high compression for test responses is expected because Huffman coding is wellknown as a minimum block coding, (2) zero-aliasing compression can be achieved because not only fault-free responses but also faulty responses are mapped into Huffman codewords, like the methods in [3] - [7] , and (3) the proposed method requires only the knowledge of fault-free responses, i.e., it is independent of the internal structure of a CUT and a target fault model, like the methods in [3] , [4] .
We consider the case where not only test responses but also test inputs are compressed by using the Huffman coding [8] - [10] . Hence, it is expected that the compression ratio of test inputs is similar to that of test responses. This property may make both transportation times for test inputs and test responses balanced. Experimental results confirm this property.
Test Response Compression Based on Huffman Coding
In this section, we propose a test response compression method based on Huffman coding. The basic idea of the proposed method is the same as that of the test input compression employed in [8] - [10] . To encode an expected response set corresponding to a test input set, each test response in the response set is partitioned into n-bit blocks, i.e., each block has an n-bit pattern. Figure 1 shows a test response set which consists of seven vectors r 1 , r 2 , . . . , r 7 such that each vector is partitioned into 4-bit blocks. The reason for partitioning a test response into blocks is to keep the complexity of an on-chip compressor and compression delay low. Each block pattern is mapped into a variable-length codeword. The length of a codeword depends on the frequency that the corresponding block pattern appears in the test response set. The more frequently a pattern occurs, the shorter the length of a codeword for it is. quently is mapped into one-bit codeword 0 and the pattern that appears least frequently is done into 4-bit codeword 1111. As a result, the total length of the compressed faultfree test responses is 31 bits, and the compression ratio is 31/56 = 0.5714. The compression ration is defined by (the total length of the compressed test responses) / (the total length of the original test responses). Note that the small compression ratio achieves high compression.
To avoid aliasing, the codewords corresponding to the faulty block patterns must be different from those corresponding to the fault-free block patterns. Therefore, we prepare extra Huffman codewords into which the faulty block patterns are mapped, in addition to the codewords shown in Table 1 . The extra codeword is called faulty codeword, and in contrast, the codewords corresponding to fault-free bock patterns is called fault-free codeword.
The additional faulty codewords are designed as follows.
1. The faulty codewords are distinguished from the faultfree ones, and prefix-free as well as the fault-free ones. 2. The length of the faulty codewords is longer than any other fault-free codewords. This is because the compression ratio of a fault-free test response set, which must be stored on a VLSI tester, should be small. Note that the length of the codewords affects the compression ratio of a test response set, i.e., short codewords achieve the small compression ratio. 3. The number of faulty codewords is simply one, and then all faulty block patterns are mapped into the faulty codeword. This can keep the maximum length of the codeword short. Table 2 shows the proposed codewords for the test response set shown in Fig. 1 . In addition to five fault-free codewords, eleven faulty block patterns are mapped into one faulty codeword. Comparing Table 1 and 2, you can see that the fault-free codewords in Table 2 are identical to the codewords in Table 1 except the longest fault-free codeword corresponding to fault-free block pattern 1011. We construct the code shown in Table 2 so that the length of the longest fault-free codeword slightly increases by one-bit (from 1111 to 11110) and the length of the faulty codeword (11111) is the longest of all. Consequently, the compression ratio of the fault-free test response set with codewords shown in Table 2 is almost as small as that with codewords in Table  1 . This code for test response compression, employing one long faulty codeword, is called Huffman-based test response code. This Huffman-based test response code can be constructed using well-known Huffman coding algorithm [11] , provided that the frequency of the set of all faulty block patterns is zero. Hence, we don't need a special algorithm for constructing Huffman-based test response code. Figure 2 shows a Huffman tree which is used for constructing the code in Table 2 according to the Huffman coding algorithm. Each leaf denotes a block pattern or the set of all faulty block patterns, and the sequence of the labels on the path from the root of the tree through the leaf denotes the codeword of the leaf's block pattern. Note that the Huffman tree for the code in Table 1 is the tree which the shaded sub-tree in Fig. 2 is replaced with a leaf denoting block pattern 1011. You can see that Huffman trees constructed by this algorithm have properties that the set of all faulty block patterns is mapped into the most longest codeword, and only the length of the codeword corresponding to the least frequent (fault-free) block patten is lengthened by one bit.
Response Compressor
We illustrate an architecture of the compressor to achieve the Huffman-based test response code. Figure 3 shows the architecture for the code shown in Table 2 . For ease of explanation, the CUT has a single out, e.g., a single scanchain. The compressor consists of three parts: a parallelizer, a Huffman encoder and an output buffer. The parallelizer is constructed from chained FFs. It receives a scan-out stream from the CUT and partitions the stream into blocks. In Fig. 3 , four FFs are chained in the parallelizer because the given block size is four. Each block pattern is fed to the Huffman encoder and is mapped into its Huffman-based codeword. The Huffman encoder outputs not only the codewords, denoted by signal line w in Fig. 3 , but also the lengths of codewords, denoted by l. As shown in Table 2 , since the maximum length of codewords is five, the width of signal line w is five bits. On the other hand, since the codewords have five kinds of different lengths, the width of signal line l is log 2 5 = 3 bits. A truth table of this Huffman encoder is shown in Fig. 4 . The output buffer is needed to adjust the transfer rate between the compressor and a VLSI tester. It receives two signals w and l from the Huffman encoder, and store only the care bits of signal w. The number of care bits is determined by signal l. The size of the output buffer depends on the compression ratio and the speed of the output of the Huffman encoder.
Experimental Results
We implemented our test response compression method on SUN Blade 1000 workstation and applied it to combinational parts of ISCAS89 benchmark circuits. Test inputs and test responses used in the experiment are for the combinational parts of the benchmark circuits. The Huffman encoder described in Sect. 3 is implemented by VHDL and synthesized by Synopsys Design Compiler with library class.lib in order to estimate their hardware sizes. We used two kinds of test response sets R min and R hu f f . Test response set R min corresponds to a test input set T min derived by test compaction algorithm MINTEST [12] , i.e., T min is known to be a minimal test set for ISCAS89 combinational parts. Test response set R hu f f corresponds to a test input set T hu f f derived by a test generation algorithm in [9] , which aims to generate test sets highly compressible by Huffman coding. Table 3 shows the test input sets and the resultant compression ratio. Following circuit names, it shows the number of primary inputs and outputs of each circuit, and the size of test input sets T min and T hu f f . Note that the sizes of these test input sets are equal to those of the corresponding test response sets R min and R hu f f , respectively. The following eight columns of this table describe compression ratios for T min , R min , T hu f f and R hu f f when the blocks size is four and eight. Their averages are shown in the last row.
From Table 3 , it can be seen that the compression ratio of a test response set partitioned into 8-bit blocks is smaller than 4-bit blocks. This is mathematically natural, and in general, the large block size can decrease the compression ratio. Note that the large block size increases the size of the encoder, as described later using Table 4 .
Comparing the average compression ratios for inputs and responses, you can see that the average compression ratio of test responses decreases while that of test inputs decreases. Namely, the compression ratio of a test response set is connected with that of its test input set. This tendency is desirable to balance the transportation times for test inputs and test responses, as described in Sect. 1. A reason for demonstrating this tendency can be considered as follows. In general, a highly compressible test input set has a large number of don't-care values, and the don't-care values are assigned to a fixed value, 0 or 1, in order to achieve high compression ratio. Hence, the test response set corresponding to the highly compressible test input set have many similar patterns, so that the compression ratio of the test response set becomes small.
Next, the size of the Huffman encoder for some benchmark circuits are shown in Table 4 . The target test response set is R hu f f . In Table 4 , the size of each circuit is shown under the name, and the size of the Huffman encoder is in the third column. As you can see from these columns of Table  4 , the size of the Huffman encoder becomes large when the block size is large. Since the size of the Huffman encoder depends on the given block size, not the size of CUTs, the encoder for large circuits is relatively small. This means that the proposed Huffman encoder is applicable for today's very large-scale circuits.
The proposed Huffman-based test response code assigns all faulty block patterns into one codeword. To examine the increase in the hardware size owing to this assignment, the last two columns of Table 4 show the size of Huffman encoders without faulty block patterns, i.e., the size of Huffman encoders for only fault-free block patterns, and the number of fault-free/faulty block patterns. Comparing the size of the complete encoder (in the third column) and the size of the encoder without faulty block patterns (in the forth column) when the block size is eight, you can see that the size of the former encoder is larger than that of the latter encoder. In particular, when the number of faulty block patterns is large, like s35932, the logic circuit for encoding the faulty block patterns becomes large. However, since the difference in the size between the encoders with/without faulty block patterns is smaller than the difference in the size between the encoders for four/eight-bit blocked test response sets, the overhead of the logic circuit for encoding the faulty block patterns is not so serious.
Conclusion
We proposed a test response compression method based on Huffman coding. The proposed method guarantees zeroaliasing because it employs Huffman-based test response code, in which all faulty responses are mapped into one codeword, not just fault-free ones. Moreover the method is independent of the fault model and the structure of a circuitunder-test, and uses only the knowledge of the fault-free responses corresponding to a given test input set. We also presented an architecture of the compressor for our code. Experimental results show that the compression ratio of test responses depends on that of test inputs. Moreover, results show that the size of the Huffman encoder, which is included into the proposed compressor architecture, does not depend on the size of a CUT but the size of blocks into which test responses are partitioned.
